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Abstract— In this letter, we report on high-performance
depletion/enhancement-mode β-Ga2O3 on insulator (GOOI)
field-effect transistors (FETs) with record high drain
currents (ID) of 600/450 mA/mm, which are nearly one order
of magnitude higher than any other reported ID values.
The threshold voltage (VT) can be modulated by vary-
ing the thickness of the β-Ga2O3 films and the E-mode
GOOI FET can be simply achieved by shrinking the β-Ga2O3
film thickness. Benefiting from the good interface between
β-Ga2O3 and SiO2 and wide bandgap of β-Ga2O3, a
negligible transfer characteristic hysteresis, high ID ON/OFF
ratio of 1010, and low subthreshold swing of 140 mV/decade
for a 300-nm-thick SiO2 are observed. E-mode GOOI FET
with source to drain spacing of 0.9-µm demonstrates a
breakdown voltage of 185 V and an average electric field (E)
of 2 MV/cm, showing the great promise of GOOI FET for
future power devices.
Index Terms—β-Ga2O3, GOOI FET, D-mode, E-mode,
nano-membrane.
I. INTRODUCTION
MONOCLINIC β-Ga2O3 with an ultra-wide bandgap of4.6-4.9 eV has been identified as a promising contender
for the next generation power devices [1]–[8]. Its ultra-wide
bandgap enables the β-Ga2O3 material to possess a critical
breakdown field (Ec) of 8 MV/cm. Even at such early develop-
ment stage, high average E of 3.8 MV/cm and high breakdown
voltage (BV) of 750 V have already been achieved [2], [9].
Combined with 100 cm2/V·s electron mobility (μ) at room
temperature, β-Ga2O3 possesses a high Baliga’s figure of merit
of 3444, defined as εμE3c, where ε is the dielectric constant
of β-Ga2O3 [10]. In addition to its excellent material prop-
erty, potential cost effective substrate can be realized through
Czochralski method [11], [12]. Besides those aforementioned
material characteristics, β-Ga2O3 crystal also possesses some
unique properties. For instance, its (100) surface has a large
lattice constant of 12.23 Å along [100] direction, which allows
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Fig. 1. (a) Schematic view of a GOOI FET with a 300 nm SiO2 layer on
Si substrate and (b) AFM image of the atomic flat β-Ga2O3 surface after
cleavage.
a facile cleavage into thin belts or nano-membranes [6], [13].
Therefore, β-Ga2O3 on insulator (GOOI) field-effect tran-
sistor (FET) can be formed by transferring the β-Ga2O3
nano-membrane to SiO2/Si substrate and followed by regular
device fabrication.
On the other hand, the quest for the low on-resistance (Ron)
and high ID are always demanded for improved power
device performance. This situation is more severe in E-mode
or normally-off devices, and currently the ID is less
than 10 mA/mm with large Ron [14], [15]. In this letter,
we have successfully demonstrated high performance D-mode
and E-mode GOOI FETs with record high ID, record low
Ron, high on/off ratio, low subthreshold swing (SS), and
negligible hysteresis. Specifically, the record high performance
E-mode GOOI FET, which satisfies the failure-safe require-
ment of power devices, can be simply achieved by optimizing
the β-Ga2O3 thickness upon specs.
II. DEVICE FABRICATION AND MEASUREMENT
Fig. 1(a) and (b) are the schematic of a GOOI FET and
atomic force microscopy (AFM) image of the β-Ga2O3 surface
after cleavage, which shows atomically flat and uniform within
the whole nano-membrane or the single device. Device fabri-
cation was started from a 6 mm by 6 mm (-201) β-Ga2O3 bulk
substrate with Sn doping concentration of 2.7 × 1018 cm−3,
determined by capacitance -voltage (C-V) measurements [16].
Thin β-Ga2O3 nano-membrane was transferred from the sub-
strate cleavage to the SiO2/p+ Si substrate with SiO2 thickness
of 300 nm. The SiO2/Si substrates were cleaned in acetone
for 24 hours and the Ga2O3 nano-membrane transfer time
was within 1 minute. Then source and drain regions were
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Fig. 2. (a) ID-VDS output characteristics of a D-mode GOOI FET with
94 nm thick β-Ga2O3 nano-membrane. Record high maximum ID of
600 mA/mm is demonstrated. (b) and (c) are linear-scale ID-gm-VGS
and log-scale ID-VGS transfer characteristics of the same device with
VT = –80 V, respectively. High on/off ratio of 1010 and low
SS = 250 mV/dec for 300nm SiO2 are obtained. (d) SEM image of a
fabricated D-mode GOOI FET.
defined by the VB6 e-beam lithography followed by Ti/Al/Au
(15/60/50 nm) metallization and lift-off processes. Prior to
the metal deposition, Ar plasma bombardment for 30 s was
applied to generate oxygen vacancies to enhance the sur-
face n-type doping for the reduction of the contact resis-
tance (Rc). The device without Ar bombardment shows poor
contacts with Schottky contact like behaviors. Meanwhile, the
increase of Ar bombardment time over the optimized 30 s
in our experiments results in an increase of the Rc. Various
β-Ga2O3 nano-membranes with thickness from 50 nm to
150 nm, confirmed by the AFM measurements, were chosen
for the device fabrication. During the device fabrication, there
was no capping or protection layer on the β-Ga2O3 nano-
membranes. The device characterizations were carried out with
Keithley 4200 Semiconductor Parameter Analyzer.
The success of integrate β-Ga2O3 on Si substrate shows
the potential to migrate the issue of low thermal conductivity
of β-Ga2O3 substrate by wafer bonding β-Ga2O3 on AlN or
diamond substrates. The advantage of this device fabrication
process can enable to study β-Ga2O3 channel thickness depen-
dent VT, and provide a higher bandgap material underneath the
β-Ga2O3 channel for BV enhancement. Most importantly, it
offers an effective route to study the fundamental transport
properties of β-Ga2O3 and device performance potentials
without using many expensive β-Ga2O3 epitaxy wafers with
different channel thickness.
III. RESULTS AND DISCUSSION
Fig. 2(a) shows the well-behaved direct current (DC) output
current-voltage (I-V) of a D-mode GOOI FET with source to
drain spacing (LSD, also gate length LG) of 0.85 μm and chan-
nel thickness of 94 nm. The typical range of physical width
of these nano-membrane devices is 0.3∼1 μm, accurately
determined by scanning electron microscopy (SEM) as shown
in Fig. 2(d). Considering on the depletion width at the edges of
the nano-membrane, the presented drain current densities are
under-estimated because they are normalized by the physical
width instead of effective electrical width. The measurements
start from applying the back-gate bias (VGS) to 120 V and
then stepping to the device pinch-off −110 V with −10 V as
the step, while the drain bias (VDS) is swept from 0 to 8 V.
Maximum drain current densities (IDMAX) of 600 mA/mm
is obtained, which is nearly one order of magnitude higher
than any other reported β-Ga2O3 MOSFETs [1]–[9], [13].
We ascribe this record high IDMAX to the much higher
doping concentration of β-Ga2O3 membrane applied and the
positive back-gate bias reduced source and drain Rc. The
Ron is extracted to be 13 ·mm. The RC and sheet resis-
tance (RSH) of D-mode devices are extracted to be 2.7 ·mm
and 8.5 k/ at VGS = 120 V, respectively, through the
transfer length method (TLM) of various similar β-Ga2O3
thickness but with different LG. The Schottky-like contacts
with large Rc lead to the ID-VDS output characteristics of
the D-mode devices showing curvature in the linear region.
More efforts are needed to improve the contacts, i.e. by Si or
Sn ion implantation, to further boost the device performance.
Fig. 2(b) and (c) are linear and log-scale transfer characteris-
tics (ID-VGS) of the same device. A VT of −80 V is extracted
from the linear extrapolation of ID-VGS at VDS = 1 V. The
peak transconductance (gmax) is calculated to be 3.3 mS/mm at
VDS = 5 V. The peak field-effect mobility (μFE) is calculated
to be 48.8 cm2/V·s from the gmax, which is still a factor
of 2 lower than the theoretical limit [17]. Although the oxide
thickness is 300 nm, high on/off ratio of 1010 and low SS
of 250 mV/dec are obtained, showing the interface between
β-Ga2O3 and SiO2 is of high quality.
Fig. 3(a) presents the ID-VDS output characteristics of
an E-mode GOOI FET with LG = 1.3 μm and channel
thickness of 79 nm. A record high IDMAX = 450 mA/mm
is obtained, which is more than one order of magnitude
higher than any other E-mode MOSFETs [14], [15]. Similar
to D-mode device, the Ron, RSH and RC of E-mode device
are extracted to be 20 ·mm, 14.1 k/, and 0.95 ·mm,
respectively. The reduced Rc of E-mode devices is likely due
to the thinner nano-membrane. The backage bias can be more
effectively to electrostatically dope the thinner nano-membrane
surface where the metal contacts are physically contacted.
Fig. 3(b) and 3(c) are the linear and log-scale ID-gm-VGS
plots of the same E-mode device. VT and gmax of 7 V and
4.5 mS/mm are extracted at VDS = 1 and 9 V, respec-
tively. The peak μFE of E-mode device is calculated to
be 55.2 cm2/V·s from the gmax. High on/off ratio of 1010
and low SS = 140 mV/dec are also obtained for the E-mode
device, benefiting from the ultra-wide bandgap of β-Ga2O3
and high quality interface. The much smaller SS of E-mode
devices is due to the thinner β-Ga2O3. Fig. 3(d) depicts the
ID-VGS hysteresis measurements when the VGS is first swept
from −15 V to 100 V and then swept back of another E-mode
device with a similar thickness of 80 nm. There is a negli-
gible hysteresis for the dual sweep ID-VGS transfer curves,
which further confirms the high quality interface between the
β-Ga2O3 and SiO2.
To have a direct comparison about the VT shift from
negative values in D-mode to positive values in E-mode by
reducing β-Ga2O3 nano-membrane thickness, we have carried
out measurements on GOOI FETs with various β-Ga2O3
thickness. Fig. 4(a) describes the thickness dependent
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Fig. 3. (a) Output characteristics ID-VDS of an E-mode GOOI FET
with 79 nm thick of β-Ga2O3 nano-membrane. Record high maximum
ID of 450 mA/mm is demonstrated. (b) and (c) Linear-scale ID-gm-VGS
and log-scale ID-VGS transfer characteristics of the same device with
VT = 7 V, respectively. High on/off ratio of 1010 and low SS = 140 mV/dec
are obtained. (d) Dual-sweep hysteresis measurement of another device
with thickness of 80 nm. Negligible hysteresis is observed, which shows
the high quality interface.
Fig. 4. (a) Thickness dependent ID-VGS plots of various GOOI FETs
from D-mode of thicker β-Ga2O3 to E-mode of thinner β-Ga2O3.(b) Thickness dependent VT extracted at VDS = 1 V of 15 devices.
representative ID-VGS characteristics. Obviously, the VT is
shifted from negative to positive when the thickness is slowly
reduced. Fig. 4(b) summarizes the extracted thickness depen-
dent VT of 15 devices. Generally, they all follow the same
trend as shown in Fig. 4(a). The determined thickness depen-
dent VT may be valuable in the realization of high performance
top gate E-mode GOOI FETs in the near future [18].
To evaluate the potential of GOOI FETs for power device
applications, we have performed off-state breakdown mea-
surements on E-mode device. Fig. 5(a) presents the off-state
breakdown measurement of an E-mode GOOI FET with
LSD = 0.9 μm and the membrane thickness of 61 nm.
The p+ Si back-gate is floated during the measurement. The
origin of the abrupt increase in Ioff at VDS = 60 V is unclear.
It is not representative since some of the measured devices
don’t have this change. A BV = 185 V is observed for the
short LSD = 0.9 μm. Compared with the BV = 230 V of the
Fig. 5. (a) Off-state breakdown measurement of a floating gate GOOI
FET with LSD = 0.9 μm and β-Ga2O3 thickness = 61 nm. (b) Simulation
of the electrostatic potential of the GOOI FET with LSD = 0.9 μm and
300 nm SiO2 gate dielectric. The same color is the equipotential contour.(c) The simulated potential along the source-β-Ga2O3-drain direction.
Average Eav = 2 MV/cm is obtained.
device from AFRL with LSD/LGD = 4.4/0.6 μm reported
in [9], our work has reached nearly a 5 times lower Ron,
which can potentially improve the thermal management issues
during the on-state. There is a tradeoff between the BV
and the thickness of SiO2. Thick SiO2 can help to increase
the BV but it makes the poor thermal conductivity issue of
β-Ga2O3 even worse. In the near future, GOOI FETs on AlN
or diamond substrate might be a good solution to have high
BV while maintaining high thermal conductivity of β-Ga2O3
to substrate. Fig. 5(b) shows the simulation of the electrostatic
potential of the same device as Fig. 5(a). The β-Ga2O3 channel
is modeled with n-type doping concentration of 1×1013 cm−3
to simulate the situation of 10−3 ∼10−4 mA/mm off-state ID.
The simulated potential against position is plotted in Fig. 5(c).
The average electrical field (Eav) in the channel is calculated
to be 2 MV/cm, which further confirms the potential of GOOI
FETs as next generation power devices.
IV. CONCLUSION
We have achieved record high IDMAX of 600/450 mA/mm
for D/E-mode GOOI FETs. E-mode device can be realized
through the thickness reduction of the β-Ga2O3 nano-
membranes. High on/off ratio of 1010, low SS of 140 mV/dec
and negligible ID-VGS hysteresis reveals the high quality
interface between β-Ga2O3 and SiO2. E-mode GOOI FET
with LSD = 0.9 μm demonstrates a high BV = 185 V and
Eav = 2 MV/cm, showing the great promise of GOOI FETs
for future power devices.
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